********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0024] Executing with 4 threads.

[INFO :CM0020] Separate compilation-unit mode is on.

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv".

[INFO :PP0122] Preprocessing source file "tb.sv".

[INFO :PP0122] Preprocessing source file "test_program.sv".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv".

[INFO :PA0201] Parsing source file "tb.sv".

[INFO :PA0201] Parsing source file "test_program.sv".

[WARNI:PA0205] test_program.sv:6 No timescale set for "test_program".

[INFO :CP0300] Compilation...

[INFO :CP0303] tb.sv:3 Compile module "work@tb".

[INFO :CP0303] test_program.sv:6 Compile module "work@test_program".

[INFO :CP0302] /home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv:4 Compile class "work@mailbox".

[INFO :CP0302] /home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv:33 Compile class "work@process".

[INFO :CP0302] /home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv:58 Compile class "work@semaphore".

[ERROR:CP0316] test_program.sv:8 Undefined package "verbosity_pkg".

[ERROR:CP0316] test_program.sv:9 Undefined package "avalon_mm_pkg".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] tb.sv:3 Top level module "work@tb".

[WARNI:EL0500] tb.sv:11 Cannot find a module definition for "work@tb::avlm_avls_2x2".

[ERROR:EL0528] test_program.sv:8 Undefined imported package: "verbosity_pkg".

[ERROR:EL0528] test_program.sv:9 Undefined imported package: "avalon_mm_pkg".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 2.

[NOTE :EL0510] Nb instances: 3.

[NOTE :EL0511] Nb leaf instances: 1.

[WARNI:EL0512] Nb undefined modules: 1.

[WARNI:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[  ERROR] : 4
[WARNING] : 4
[   NOTE] : 5

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

5.00user 0.07system 0:05.09elapsed 99%CPU (0avgtext+0avgdata 93228maxresident)k
48inputs+552outputs (0major+25557minor)pagefaults 0swaps