Searching in src/Testcases/YosysBigSim/bch_verilog