Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
bigsim
/
README.md
blob: c46a79103e17af2fe60e1adddbfd5a5723679fee [
file
] [
log
] [
blame
] [
view
]
Larger
designs
with
test benches
.
We
compare pre
-
and
post
-
synthesis
results
for
CMOS synthesis
and
iCE40
.
