)]}'
{
  "commit": "068c191d8dffa57db4a2a5974621f742bfe59ab8",
  "tree": "654338f2f71c49824a1f68bdbe7b5217ab4ee434",
  "parents": [
    "4fa5630e84b11303546b606f893425b6f5b909bf"
  ],
  "author": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Fri Sep 11 20:14:03 2026 +0000"
  },
  "committer": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Fri Sep 11 20:14:03 2026 +0000"
  },
  "message": "Split formatter_test.cc into concern-based test files\n\nThe monolithic end-to-end formatter test file caused repeated merge\nconflicts when PRs appended issue regressions at the same EOF. Move\ncases into thematic cc_test targets and keep new GitHub-issue\nregressions in formatter_issue_regression_test.cc.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6431226d057c3cfb98074125670e9bcece8032af",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/BUILD",
      "new_id": "eb089df59cf4bee57a98ebd3f436e785daa71677",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/BUILD"
    },
    {
      "type": "modify",
      "old_id": "6f815bf35f6a842689d7cf01f5398c4362122549",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/README.md",
      "new_id": "03b6f5e4e9d2852bd8a342fc97b4a1b731668e28",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d0eb42425f4d1331a14a7d8894bd794721efbc31",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter-test-utils.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6c2eb7bf655b8067858fc8d55ba619fc0e5b1760",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_align_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "55fa226cac7328d925070728928df6d9537658b6",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_class_package_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c539107527eeb1304474b90b1787fdd6516aab37",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_disable_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b5e1565cf30dc5b610c0e026783ec84d0b98eda0",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_function_task_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b813c86d4a8ef4943b2d1d866d44323f5175e95b",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_issue_regression_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9b986600ed2fea8f932652e74ddb671429936436",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_macro_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f827f1f157f92e82061eb8dc0a7791662aadbb8",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_module_test.cc"
    },
    {
      "type": "modify",
      "old_id": "13a9fb4b62a13a6d67741c4b96c9587fb726fb7f",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_test.cc",
      "new_id": "aad3e60aa81428aa53c8546a0ca04b3fa0e3b54c",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_test.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4b3e3afb8fb7984e70765252210770e05eb33bed",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_wrap_style_test.cc"
    }
  ]
}