)]}'
{
  "id": "1098efbf0b04c59353f77057cec4e79fa4ac7cc7",
  "repo": "third_party/verible",
  "revision": "07095f61a411b16de8b60e28d8dde49151bc63cd",
  "path": "verilog/analysis/checkers/plusarg_assignment_rule.cc"
}