)]}'
{
  "commit": "0d193d2ecc2cf8899fb35120e4da382ddaae36c0",
  "tree": "3d99ecd56977556fbed59c00e50d5f285f8aef28",
  "parents": [
    "795c204ab9868553d672a0e822c8e51a53bd3055"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Tue Jun 16 07:55:19 2026 +0200"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Tue Jun 16 07:58:43 2026 +0200"
  },
  "message": "Instead of absl::optional, use std::optional directly.\n\nThe absl::optional was only needed in times before c++17, but\nwe\u0027re past compatibility with this old standard.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a6cb11451fd237215a041341cf92c7fbdff0cf3f",
      "old_mode": 33188,
      "old_path": "verible/common/analysis/matcher/BUILD",
      "new_id": "32c92aaff5207d9beab1208ec1f91994e0e2fa87",
      "new_mode": 33188,
      "new_path": "verible/common/analysis/matcher/BUILD"
    },
    {
      "type": "modify",
      "old_id": "bd737c75aa0838d48b7bdd0682dd59f26ad1e1e8",
      "old_mode": 33188,
      "old_path": "verible/common/analysis/matcher/matcher.h",
      "new_id": "c696612406bd18dc117b8810c3926fc49d519db5",
      "new_mode": 33188,
      "new_path": "verible/common/analysis/matcher/matcher.h"
    },
    {
      "type": "modify",
      "old_id": "9c0284178ac16ab1ea8892b7e6686ebfe2b1a576",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/BUILD",
      "new_id": "bf0df95785adeea871ff536d52941ffd5ba1c94d",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/BUILD"
    },
    {
      "type": "modify",
      "old_id": "a9357ecc4ae20a0d503b8b139c924e03db56f4d7",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/verilog-project.cc",
      "new_id": "38c597ec4d44920dfe1efb47128f4e2574e05268",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/verilog-project.cc"
    },
    {
      "type": "modify",
      "old_id": "d5f061fcbd4e4046ce922691130627157e6e78f4",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/verilog-project.h",
      "new_id": "0b8e4e3cc780cbff4055dce12655281d1294a1c2",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/verilog-project.h"
    },
    {
      "type": "modify",
      "old_id": "fa324d0df3296f8f36dd01fecb7bde06087f0339",
      "old_mode": 33188,
      "old_path": "verible/verilog/tools/ls/BUILD",
      "new_id": "bc44e96363e81e018844780b672a1baca1b82cf5",
      "new_mode": 33188,
      "new_path": "verible/verilog/tools/ls/BUILD"
    },
    {
      "type": "modify",
      "old_id": "6dd4a2a2ddff7441ffbda7b3410605950f2cca12",
      "old_mode": 33188,
      "old_path": "verible/verilog/tools/ls/symbol-table-handler.h",
      "new_id": "f9cc839d51ce89133ec12e5c5805a26557094e4c",
      "new_mode": 33188,
      "new_path": "verible/verilog/tools/ls/symbol-table-handler.h"
    }
  ]
}