)]}'
{
  "commit": "10170ab06c5777fe4470e16b5b76292fce61d29a",
  "tree": "60a54b83c9e1dc7be5637995b14a39326e60cf39",
  "parents": [
    "b33cc90019824a8a157f2d5a042912a4b7d67391"
  ],
  "author": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Fri Jul 17 23:27:07 2026 +0000"
  },
  "committer": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Fri Jul 17 23:27:07 2026 +0000"
  },
  "message": "Fix formatter non-convergence for multi-line macro sums\n\nAlways attach infix-operator-only partitions to the following operand\nin localparam expressions, and treat spelling-equal MacroIdentifier and\nMacroIdItem as format-equivalent, so long `MACRO + MACRO` sums no\nlonger oscillate under re-format (issue #2547).\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f8a47d066ba719e4cffb4e943ebcf3d8bdb71874",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/verilog-equivalence.cc",
      "new_id": "026c197cf257c99b38b77c5c88cf4d81cbcc2fed",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/verilog-equivalence.cc"
    },
    {
      "type": "modify",
      "old_id": "90b0ee11bff460afaaf25c1dcfdcf1dca9b446a8",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/verilog-equivalence_test.cc",
      "new_id": "1cb943646dfc57153df37dbbf223a5d88e912537",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/verilog-equivalence_test.cc"
    },
    {
      "type": "modify",
      "old_id": "e885d742715a044ccf77fdc91791a1d2626e103e",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_test.cc",
      "new_id": "551491f56f5dc6964a3a6ffffea139d519a4495b",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_test.cc"
    },
    {
      "type": "modify",
      "old_id": "15a0082807bc82ea18d3e0ddfb6cb28f1773db2b",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/tree-unwrapper.cc",
      "new_id": "7b6733fb7125d8eff4ae3b5eed01cea508f3609e",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/tree-unwrapper.cc"
    }
  ]
}