)]}'
{
  "id": "fe1aa897f716aad2de755f6ba509ef0f46117dfb",
  "repo": "third_party/verible",
  "revision": "14ca40e153266700cfc79d0c1c3b2bfe8a6a77cc",
  "path": "verilog/preprocessor/BUILD"
}