)]}'
{
  "id": "08ce2a8724277502e718f5662669e24fcd55f86f",
  "repo": "third_party/verible",
  "revision": "16d54aa72c6b73c1c336e2f918b9f2c643dc01ce",
  "path": "verilog/CST/module.h"
}