)]}'
{
  "commit": "1daa8aedd5de66a159d86afe7b919f0c30e7f887",
  "tree": "7827b2010e40600461091be83e737985eafdcce0",
  "parents": [
    "d122fac8c990ff25b8ecbced33965c0cc8bc3ab5"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "hzeller@google.com",
    "time": "Tue Dec 06 03:26:23 2022 -0800"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "hzeller@google.com",
    "time": "Tue Dec 06 03:29:20 2022 -0800"
  },
  "message": "Fix C++20-incompatible instances of aggregate initialization\n\nIn C++20, types that declare or delete any constructors are no longer aggregates, breaking compilation of many existing uses of aggregate initialization.\n\nFixes include:\n  * removing defaultings or deletions of only the default constructor\n  * removing defaultings of copy/move constructors\n  * adding constructors that accept the arguments passed to existing aggregate initialization sites, leaving the type no longer an aggregate\n  * removing a set of clearly-marked-as-boiler-plate copy/move/default constructor declarations\n\nAlso adds default member initializers for trivially default constructible members that can now be left uninitialized by construction of the form `Foo f;`\n\nSigned-off-by: Henner Zeller \u003chzeller@google.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9c804e313564f4ec61c015799b74e6a85a60c337",
      "old_mode": 33188,
      "old_path": "verilog/analysis/symbol_table.cc",
      "new_id": "3ee0ab47bf1348de654673b3057a78f55368c5d5",
      "new_mode": 33188,
      "new_path": "verilog/analysis/symbol_table.cc"
    },
    {
      "type": "modify",
      "old_id": "486b566f3486563b2e3750534dd1b87ea947cd6b",
      "old_mode": 33188,
      "old_path": "verilog/analysis/symbol_table.h",
      "new_id": "1cc5ef1132ac9ba7261ce429b31e8d21cd56a13e",
      "new_mode": 33188,
      "new_path": "verilog/analysis/symbol_table.h"
    },
    {
      "type": "modify",
      "old_id": "27864d392fad44eb05a03e53e2185b4e626a3386",
      "old_mode": 33188,
      "old_path": "verilog/analysis/symbol_table_test.cc",
      "new_id": "444fcc5dc967e6b3925738d146ba39660ef85d8d",
      "new_mode": 33188,
      "new_path": "verilog/analysis/symbol_table_test.cc"
    }
  ]
}
