)]}'
{
  "commit": "1e3f51805c528e9f8b9c1cd9e29c373c5f4ad44b",
  "tree": "3044fd794c2c461e1456c6e8dabd0b58e57959ae",
  "parents": [
    "fb1a5e6aab7a444f306deff9e010319b224c7e37"
  ],
  "author": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Tue Aug 18 00:03:22 2026 +0000"
  },
  "committer": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Tue Aug 18 00:03:22 2026 +0000"
  },
  "message": "Fixed formatting\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "97c8da2d9c272ba861d6e96f094a9be7330e5c51",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/verilog-equivalence.cc",
      "new_id": "d5c12beacd03196a1a2855e45ba8511fe1580cf5",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/verilog-equivalence.cc"
    }
  ]
}