)]}'
{
  "id": "c6b0d042aa031a6edce932c9e3ff9063f02cf2f5",
  "repo": "third_party/verible",
  "revision": "1ff4cd03addcbb4bbfa47990bd46bf0f84b8b9de",
  "path": "verilog/analysis/BUILD"
}