)]}'
{
  "commit": "20c4a8f1354e4928bb67ec180db5d4c2c06921d9",
  "tree": "4df5db07844bb732ba903d77a1a30e52aa46714a",
  "parents": [
    "89d4d98aa4edd7029efc702d1bcf605b6c9da810"
  ],
  "author": {
    "name": "Shareef Jalloq",
    "email": "shareef@jalloq.co.uk",
    "time": "Sat Mar 28 20:30:02 2026 +0000"
  },
  "committer": {
    "name": "Shareef Jalloq",
    "email": "shareef@jalloq.co.uk",
    "time": "Mon Jun 08 14:03:16 2026 +0100"
  },
  "message": "Add --alignment_group_boundary flag to control alignment group splitting\n\nCurrently, alignment groups for module items, statements, and class items\nare not broken by blank lines or separator comments. This means statements\nin logically separate sections (e.g., separated by \"// ----\" headers) get\naligned together.\n\nAdd a new flag --alignment_group_boundary with four modes:\n  none (default), blank-lines, separator-comments,\n  blank-lines-and-separator-comments\n\nA separator comment is an EOL comment whose body consists of 4 or more\nconsecutive identical characters (e.g., \"// ----\", \"// \u003d\u003d\u003d\u003d\", \"/////\").\n\nAffects AlignModuleItems, AlignStatements, and AlignClassItems.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "196e2b35825227fa7299ae1acbcc0906a5a78064",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/BUILD",
      "new_id": "3d2c18c32873e5ba26e7d67b25417d59a51ea2bc",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/BUILD"
    },
    {
      "type": "modify",
      "old_id": "55d8952cc9f414489af8b9e344c59127bf926804",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/align.cc",
      "new_id": "f14b0221338d5a418683e9a9f07d8a31ee5e251c",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/align.cc"
    },
    {
      "type": "modify",
      "old_id": "89eee1a1a85c26ce5128c38b8bc4a7d0fcecad6c",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/format-style-init.cc",
      "new_id": "b37da41e85498885f398e7b5d6f4505d851fb93c",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/format-style-init.cc"
    },
    {
      "type": "modify",
      "old_id": "64d295f945d5fed9cd47402db01310de55c02be3",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/format-style.h",
      "new_id": "e73cf149c5ba53499956672e625062a81c32c632",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/format-style.h"
    },
    {
      "type": "modify",
      "old_id": "19c0467614dcb212516fc90017876e2aea61b368",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_test.cc",
      "new_id": "abca29504eac370494386a724041b40fff019816",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_test.cc"
    },
    {
      "type": "modify",
      "old_id": "b9d167d8acff838ccda496b6d95355165317ac53",
      "old_mode": 33188,
      "old_path": "verible/verilog/tools/formatter/README.md",
      "new_id": "7468112892703d28b7d166e5a1d9b801feafd09b",
      "new_mode": 33188,
      "new_path": "verible/verilog/tools/formatter/README.md"
    }
  ]
}