)]}'
{
  "commit": "240e525d186803e7ecb5a1c103d33ff8fe0e5c14",
  "tree": "a50b99a246640fade1f523dc2539ffb228b26412",
  "parents": [
    "d583f8352c3ad6623710c3d69cf613d0a441636f"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Aug 14 14:43:43 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Aug 14 14:43:43 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@09a245fecede6f27898668debe97f338cff00956 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f3b422550a66e55a853d128892a274c7b5e999ee",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "8910392240609eeb5b6278956fb7526d985dca82",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "6c09041dd61122e8f68777a6d1fd3ca52ab02e23",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "5470237e6ed95893e2b60bc8d0800660f29cb792",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "6a47e469568b38205f5e09fbbe3d4c90fa3f19f4",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "5d853a6b3828c75664032af8f0643ac72f366de6",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "68809a8de780ae09700fc487e55c729671073f25",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "44d2f7cd1f70b8d64b87c56c757c7a28aed3d394",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "1bc387703f5dd42551f52d45de37ad2496289f67",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "520c8f89890c5a5e1067b233b8509929e13c60e0",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}