)]}'
{
  "commit": "273065831bdeb1fd94d37377792e7199c4c33829",
  "tree": "686996618af82bcaf5b83c0eb987e4a2b9c51a79",
  "parents": [
    "d122fac8c990ff25b8ecbced33965c0cc8bc3ab5"
  ],
  "author": {
    "name": "Krzysztof Bieganski",
    "email": "kbieganski@antmicro.com",
    "time": "Mon Jan 02 11:14:53 2023 +0100"
  },
  "committer": {
    "name": "Krzysztof Bieganski",
    "email": "kbieganski@antmicro.com",
    "time": "Tue Jan 03 10:03:52 2023 +0100"
  },
  "message": "Add helper functions for `kModulePortDeclaration`s\nAlso fix naming of port helper functions.\n\nSigned-off-by: Krzysztof Bieganski \u003ckbieganski@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a968523f50714aee4957267f3036bcc49f25f0a7",
      "old_mode": 33188,
      "old_path": "verilog/CST/port.cc",
      "new_id": "eed3ea982daf0892372ecf77d331195c8cdd3d0b",
      "new_mode": 33188,
      "new_path": "verilog/CST/port.cc"
    },
    {
      "type": "modify",
      "old_id": "ef1e3bef79e8b041f2e29e4f9c21583328c024c8",
      "old_mode": 33188,
      "old_path": "verilog/CST/port.h",
      "new_id": "7ff13afaeed0fa84eb2c50dc3b22075aec4c426b",
      "new_mode": 33188,
      "new_path": "verilog/CST/port.h"
    },
    {
      "type": "modify",
      "old_id": "9cb7ab6848235fd6e8b7d2b3c5442765e9d205a4",
      "old_mode": 33188,
      "old_path": "verilog/CST/port_test.cc",
      "new_id": "b4c96179496e719516a2a07b6ffc521449cffe46",
      "new_mode": 33188,
      "new_path": "verilog/CST/port_test.cc"
    },
    {
      "type": "modify",
      "old_id": "242c6e1f2c99e8d79c084c896fc746d721715656",
      "old_mode": 33188,
      "old_path": "verilog/analysis/checkers/port_name_suffix_rule.cc",
      "new_id": "eb946e0e7d3bf5864c60340a1ef8a091c48236c7",
      "new_mode": 33188,
      "new_path": "verilog/analysis/checkers/port_name_suffix_rule.cc"
    },
    {
      "type": "modify",
      "old_id": "04e5b48b5f96c471dc78aff9b4eb84bf3543af2e",
      "old_mode": 33188,
      "old_path": "verilog/analysis/checkers/signal_name_style_rule.cc",
      "new_id": "2bb57d5da34636b2be47d5a0dbdc6b421b11f4b2",
      "new_mode": 33188,
      "new_path": "verilog/analysis/checkers/signal_name_style_rule.cc"
    },
    {
      "type": "modify",
      "old_id": "d325fd769ba1440e03bf6e6cbc73ace1166f8a3d",
      "old_mode": 33188,
      "old_path": "verilog/tools/kythe/indexing_facts_tree_extractor.cc",
      "new_id": "9dfb64713d3f7d5b3975ba6045fa1c9033fb967e",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/indexing_facts_tree_extractor.cc"
    }
  ]
}