)]}'
{
  "commit": "2ad428a83511576a635844de6f7232b87b171d21",
  "tree": "ea8c7cd9777e7a0b0bee942c6b363e2740cebdf7",
  "parents": [
    "c5109255da58553700a0ec26881456720c2ac8dd"
  ],
  "author": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Sat Sep 12 19:12:54 2026 +0000"
  },
  "committer": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Sat Sep 12 19:12:54 2026 +0000"
  },
  "message": "Clean includes in split formatter tests for clang-tidy\n\nDrop unused includes and an unused using-decl flagged by\nmisc-include-cleaner / misc-unused-using-decls on the new\nformatter_*_test files.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d0eb42425f4d1331a14a7d8894bd794721efbc31",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter-test-utils.h",
      "new_id": "0be6382a4647f5a5a0ac4dc379e7a6e6cb6d2130",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter-test-utils.h"
    },
    {
      "type": "modify",
      "old_id": "6c2eb7bf655b8067858fc8d55ba619fc0e5b1760",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_align_test.cc",
      "new_id": "affb5a72dc6814ddbe160764081dd72074eed6ee",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_align_test.cc"
    },
    {
      "type": "modify",
      "old_id": "55fa226cac7328d925070728928df6d9537658b6",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_class_package_test.cc",
      "new_id": "0c5e067614eceb65edc25c3b9d122e39b8b25450",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_class_package_test.cc"
    },
    {
      "type": "modify",
      "old_id": "c539107527eeb1304474b90b1787fdd6516aab37",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_disable_test.cc",
      "new_id": "b653063ddd0d3cbbea9b0cb2505b59c7fa2260f9",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_disable_test.cc"
    },
    {
      "type": "modify",
      "old_id": "b5e1565cf30dc5b610c0e026783ec84d0b98eda0",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_function_task_test.cc",
      "new_id": "88e30bb8cbffb7c2e7c73a378ebab06ed2f51f44",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_function_task_test.cc"
    },
    {
      "type": "modify",
      "old_id": "3c98d4e95cd67f9cffc9788c1bbb52b1d5d7e634",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_issue_regression_test.cc",
      "new_id": "8f1fcef4f9dbedbee2907f377cdbf957407842e2",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_issue_regression_test.cc"
    },
    {
      "type": "modify",
      "old_id": "9b986600ed2fea8f932652e74ddb671429936436",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_macro_test.cc",
      "new_id": "25f4b90c02ce380a289e1f4984c07d7da0796d86",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_macro_test.cc"
    },
    {
      "type": "modify",
      "old_id": "1f827f1f157f92e82061eb8dc0a7791662aadbb8",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_module_test.cc",
      "new_id": "4290e5eda58c04ec8f5fbdfbe65743f3a7797c5c",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_module_test.cc"
    },
    {
      "type": "modify",
      "old_id": "4b3e3afb8fb7984e70765252210770e05eb33bed",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_wrap_style_test.cc",
      "new_id": "b61fe42ab181f1cc3ca5586211de9082bae26841",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_wrap_style_test.cc"
    }
  ]
}