)]}'
{
  "id": "416bc4e4da3cb8b532ab74e6d03639c02da7c9ed",
  "repo": "third_party/verible",
  "revision": "2eb3e434c0c1f713581d9215dfd832677849eaa0",
  "path": "verilog/CST/expression.h"
}