)]}'
{
  "commit": "3792a2ff2a824fd358206021a978b01622ae17e3",
  "tree": "12478f66de6d357d911dc185a42ec1b42dd52197",
  "parents": [
    "40357aa019e7bde71842f13a2db6dba9e44b4ca3"
  ],
  "author": {
    "name": "Wilson Snyder",
    "email": "wsnyder@wsnyder.org",
    "time": "Fri Aug 14 08:02:46 2026 -0400"
  },
  "committer": {
    "name": "Wilson Snyder",
    "email": "wsnyder@wsnyder.org",
    "time": "Fri Aug 14 08:02:46 2026 -0400"
  },
  "message": "Fix `input real` and similar module declarations\n\nSigned-off-by: Wilson Snyder \u003cwsnyder@wsnyder.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "fd82c722858e87ead0e2c32f3c48e945933905c7",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_test.cc",
      "new_id": "7b1e66aa7a2f991acd71b44a16ffbebac0487e97",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_test.cc"
    },
    {
      "type": "modify",
      "old_id": "0600bb7be49ea71cf91d14eabcca5788b0f48240",
      "old_mode": 33188,
      "old_path": "verible/verilog/parser/verilog-parser_test.cc",
      "new_id": "754498b7bd32bb99565d70555468705c85c3f108",
      "new_mode": 33188,
      "new_path": "verible/verilog/parser/verilog-parser_test.cc"
    },
    {
      "type": "modify",
      "old_id": "ef746fd9462696520efbe6cfaa2500c0a184dcef",
      "old_mode": 33188,
      "old_path": "verible/verilog/parser/verilog.y",
      "new_id": "f1c24a83b97f4c2cc030c9d21f3892721551a4d0",
      "new_mode": 33188,
      "new_path": "verible/verilog/parser/verilog.y"
    }
  ]
}