)]}'
{
  "commit": "3a19eb0223926af8b2b76e8214e270dd61243314",
  "tree": "635d1b490de35fbfa101f0b3f46a01a176aaa838",
  "parents": [
    "67f7038305d628fce9f6420772bf0365c0276f1e"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Dec 21 14:34:10 2025 +0100"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Dec 21 14:34:10 2025 +0100"
  },
  "message": "Simplify `#if defined(foo)` to `#ifdef`\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "371ffe43a1ea0e66a356c74502f3b930a026bd8b",
      "old_mode": 33188,
      "old_path": "verible/common/util/init-command-line.cc",
      "new_id": "74ef42c4dbc1eedbf1391aa9cf0cc49e276d9442",
      "new_mode": 33188,
      "new_path": "verible/common/util/init-command-line.cc"
    },
    {
      "type": "modify",
      "old_id": "75fc130f47bea11486febb1334d843b723000b22",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/lint-rule-registry_test.cc",
      "new_id": "6fbb147dc46c629c8a401e81b8e3d208eba5e182",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/lint-rule-registry_test.cc"
    }
  ]
}