)]}'
{
  "id": "1098efbf0b04c59353f77057cec4e79fa4ac7cc7",
  "repo": "third_party/verible",
  "revision": "3e984b8aa2e300b42ba4e32bd49cbd2af0d59d85",
  "path": "verilog/analysis/checkers/plusarg_assignment_rule.cc"
}