)]}'
{
  "commit": "430f8d49a26ddddb0bd9d9810be537a75909334c",
  "tree": "1dec114d78693082925fed6ab926c6e2ad8bdf03",
  "parents": [
    "5a063c4b377e03ce6cb791ab1a4617cc701db5af"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Feb 16 11:28:52 2025 -0800"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Feb 16 14:19:25 2025 -0800"
  },
  "message": "Address a few clang-tidy findings.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e2103193402cd9dffe232ce4cb1082d2041f3e7b",
      "old_mode": 33188,
      "old_path": ".clang-tidy",
      "new_id": "be00837ad073d66f56d88f7a1995b459cb9aa8fd",
      "new_mode": 33188,
      "new_path": ".clang-tidy"
    },
    {
      "type": "modify",
      "old_id": "cd489f7d0bac26d3e0681d8183bf8fe12d004172",
      "old_mode": 33188,
      "old_path": "verible/common/formatting/layout-optimizer-internal.h",
      "new_id": "ed59fe7c35eb46571e3d669ae464d9938350d5e2",
      "new_mode": 33188,
      "new_path": "verible/common/formatting/layout-optimizer-internal.h"
    },
    {
      "type": "modify",
      "old_id": "3daf864033dcb1a76b45396bd4c88f49dfa00d1e",
      "old_mode": 33188,
      "old_path": "verible/common/lsp/message-stream-splitter.cc",
      "new_id": "a3c07d9cfd5a7ca8b0b7dce74d6e8cb6b41b1690",
      "new_mode": 33188,
      "new_path": "verible/common/lsp/message-stream-splitter.cc"
    },
    {
      "type": "modify",
      "old_id": "d1a32aad7955549a6d7bc2da1dcb5f9bbd627500",
      "old_mode": 33188,
      "old_path": "verible/common/text/macro-definition.cc",
      "new_id": "7f795f08b708d084403193afad3b61b939b5e4cc",
      "new_mode": 33188,
      "new_path": "verible/common/text/macro-definition.cc"
    },
    {
      "type": "modify",
      "old_id": "a69cfaa01c041a7f706decdafe80bca1ced302fd",
      "old_mode": 33188,
      "old_path": "verible/common/text/tree-utils.h",
      "new_id": "8a18924d53f849e50398ebccf070bdac47eaf221",
      "new_mode": 33188,
      "new_path": "verible/common/text/tree-utils.h"
    },
    {
      "type": "modify",
      "old_id": "b5766fde957df60e28f5ea8aef8ba20baa2d9761",
      "old_mode": 33188,
      "old_path": "verible/common/util/container-proxy_test.cc",
      "new_id": "5e8220fd6dc16c0255c4518121552eb0c14de808",
      "new_mode": 33188,
      "new_path": "verible/common/util/container-proxy_test.cc"
    },
    {
      "type": "modify",
      "old_id": "b27f12c442e88ca70539148ff4b5ad0af4ba4878",
      "old_mode": 33188,
      "old_path": "verible/common/util/container-util.h",
      "new_id": "85bfa91b1838e632075f448d7d361fb885cfbd49",
      "new_mode": 33188,
      "new_path": "verible/common/util/container-util.h"
    },
    {
      "type": "modify",
      "old_id": "bd94cf6516e4b86a36a543276184ad766451fdfc",
      "old_mode": 33188,
      "old_path": "verible/common/util/file-util.cc",
      "new_id": "27a4c6f1e637afd065280df9ad6861b1c6f08ab1",
      "new_mode": 33188,
      "new_path": "verible/common/util/file-util.cc"
    },
    {
      "type": "modify",
      "old_id": "97781080986affbea82ef76478a78b9c01815650",
      "old_mode": 33188,
      "old_path": "verible/common/util/forward.h",
      "new_id": "56af1259f8ad1953bbcb1eea1915513cf0b97798",
      "new_mode": 33188,
      "new_path": "verible/common/util/forward.h"
    },
    {
      "type": "modify",
      "old_id": "c6be316fff2ee0d6f7a0d81a5d0f44938d140fa8",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/checkers/constraint-name-style-rule.cc",
      "new_id": "0c66ab995c994e1c144058992f65e9c0e783e411",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/checkers/constraint-name-style-rule.cc"
    },
    {
      "type": "modify",
      "old_id": "489059a175cb826385a8ea05b723fa6f4280aa04",
      "old_mode": 33188,
      "old_path": "verible/verilog/analysis/verilog-linter-configuration.cc",
      "new_id": "07cbef41fd78c81f5a189eef4178711e074ca2ad",
      "new_mode": 33188,
      "new_path": "verible/verilog/analysis/verilog-linter-configuration.cc"
    }
  ]
}