)]}'
{
  "id": "89f9f2435772ac4cda25e78f32ea67a00d3213a9",
  "repo": "third_party/verible",
  "revision": "4574e85cd2daeaeb49b75b28ed766c326a1ce0d2",
  "path": "verilog/tools/lint/testdata/plusarg_assignment.sv"
}