)]}'
{
  "id": "487cc596b00369fe0fb7d7f218ad491ab7a55dc5",
  "repo": "third_party/verible",
  "revision": "46736a7463e299361608fd40468ea2a6157ea1e7",
  "path": "verilog/analysis/checkers/plusarg_assignment_rule.cc"
}