)]}'
{
  "commit": "5a063c4b377e03ce6cb791ab1a4617cc701db5af",
  "tree": "6d656e32b3004a9007eb33bf02b82674dbdb997b",
  "parents": [
    "d515916885f231e57d050c7e74d647a6617e7d42"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Feb 16 10:11:04 2025 -0800"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Feb 16 14:19:25 2025 -0800"
  },
  "message": "Use std::min()/std::max() to improve readability.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6f69ef39f493a0a8ec1e659334940256cd13351f",
      "old_mode": 33188,
      "old_path": "verible/common/formatting/align.cc",
      "new_id": "eb1c354d9b41317507120a4703daa097e805dc6d",
      "new_mode": 33188,
      "new_path": "verible/common/formatting/align.cc"
    },
    {
      "type": "modify",
      "old_id": "94280770f1bf64794f0e1c95f7e02c4f114c90a9",
      "old_mode": 33188,
      "old_path": "verible/common/formatting/layout-optimizer.cc",
      "new_id": "145968781a8fe9c2c1a1d61c69edf86b1862a414",
      "new_mode": 33188,
      "new_path": "verible/common/formatting/layout-optimizer.cc"
    },
    {
      "type": "modify",
      "old_id": "9cf7b80d4291616042fadf174ba7a6f9e3b8b4ca",
      "old_mode": 33188,
      "old_path": "verible/common/lsp/lsp-text-buffer.cc",
      "new_id": "27e4cf4b4c9b7bd501e6ecfa6f9ad3ea9d895abb",
      "new_mode": 33188,
      "new_path": "verible/common/lsp/lsp-text-buffer.cc"
    },
    {
      "type": "modify",
      "old_id": "7a4a063fd6312f2e6e55803880b21273ce7b0d27",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/token-annotator.cc",
      "new_id": "7a33214b24cce0920368f4c19f9df5b7bc232014",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/token-annotator.cc"
    },
    {
      "type": "modify",
      "old_id": "c1ab6b385537c997f0ace8e530a92eb0d8bec799",
      "old_mode": 33188,
      "old_path": "verible/verilog/tools/ls/autoexpand.cc",
      "new_id": "c2683e2922810003dff3abed0106eb8b3920a852",
      "new_mode": 33188,
      "new_path": "verible/verilog/tools/ls/autoexpand.cc"
    }
  ]
}