)]}'
{
  "id": "91a8c1ab67e87b8e61c3828ccb73d4cced4dfe1b",
  "repo": "third_party/verible",
  "revision": "60cc641dacd7b27e36f6546f2d82fd7ddb6e2fe5",
  "path": "verilog/analysis/BUILD"
}
