)]}'
{
  "commit": "6e5be514aeb5113278c9c85be255ad5873dfdcab",
  "tree": "0039004cf3e1c8267ebb6228aba4bec17fcb535e",
  "parents": [
    "bfc19111075d618b97550e111209bd5e639f570e"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Sep 18 16:21:20 2026 +0200"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Sep 18 16:21:20 2026 +0200"
  },
  "message": "fix remaining clang-tidy parts.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "491a5cfba20d5f5911326f1fbe89321e1cc38824",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/BUILD",
      "new_id": "1e175a28c9b8d72fb8b0d74637636a18575583cf",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/BUILD"
    },
    {
      "type": "modify",
      "old_id": "cd11709302fe84e67024b5187e65a6edf27635fd",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_issue_regression_test.cc",
      "new_id": "f1563715ba7c5035be022ec34d1a7b1bc6a1b20f",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_issue_regression_test.cc"
    },
    {
      "type": "modify",
      "old_id": "c61da86cdce7ed8b26e4612707b80d22e6eecd54",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/formatter_module_test.cc",
      "new_id": "10d1cf8e99d3c76b20c29ab12f35f3b3d1f66762",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/formatter_module_test.cc"
    }
  ]
}