)]}'
{
  "id": "91a8c1ab67e87b8e61c3828ccb73d4cced4dfe1b",
  "repo": "third_party/verible",
  "revision": "74eb33db7dbb45791f4902023afdcd456b9bb73a",
  "path": "verilog/analysis/BUILD"
}
