)]}'
{
  "commit": "8350b1d7afca6e19e108c15adc09595001d34bb9",
  "tree": "91792b5b1dca084295ea065462a02547c614fc26",
  "parents": [
    "e21098d65db940dde0e750a22d4c15bc99ad9922"
  ],
  "author": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Tue Jun 09 18:11:42 2026 +0200"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Tue Jun 09 18:11:42 2026 +0200"
  },
  "message": "Don\u0027t include not-needed memory header.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6aeb5253214add73dacaad6300ca6b495231b615",
      "old_mode": 33188,
      "old_path": "verible/verilog/CST/class_test.cc",
      "new_id": "b01413f86e5c3461081a3ff572cbc0a413510458",
      "new_mode": 33188,
      "new_path": "verible/verilog/CST/class_test.cc"
    },
    {
      "type": "modify",
      "old_id": "f8dd57b6928f8e9211f9a63d699788c65e519e61",
      "old_mode": 33188,
      "old_path": "verible/verilog/CST/module_test.cc",
      "new_id": "0d26498fd0d0395bfe118306b82f5d59d0ac7f63",
      "new_mode": 33188,
      "new_path": "verible/verilog/CST/module_test.cc"
    }
  ]
}