)]}'
{
  "commit": "8ef9d7b8a6e3257e8718771293641c913888170a",
  "tree": "3ee35ce877831fd0ccbe7674cb2518df38edc537",
  "parents": [
    "518242228246192efc052be0433f421c2ab125b0"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Sep 18 05:47:41 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Sep 18 05:47:41 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@b3224de56dfe8a9f51eee0d6df9083e7ce956c82 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "49a985f2729eb8435794a1ae2aca6165cdf4d16c",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "314260498b2f191d0637fa94276672ca5363c76c",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "9bd0b092ab22f5b5895013efb86874167ad6ecf5",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "13d4e1087aa95ead7943d54377bb00eb08ab6637",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "d3cc09f0c6055512976577422edc955b4b5368d8",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "0c92611fa170a0778884a6b09a2b036c05546273",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "b573f0adb421687079cbad46c0b9a7f7f1ad1e60",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "f822bc92ddec178b6c1fe3d80fab47f51ca33d86",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "feca39dba1c7a7db0da5343c89d413cecdec301b",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "e545faea9f0f0d00c025664e2c9bdf435beaa5ee",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}
