)]}'
{
  "commit": "9184d783216b8b2f0b1bf99b98e24b6beb7f9058",
  "tree": "1e6785b938392680aa0f467ead7b2f9090154a0b",
  "parents": [
    "7f6cbaf4a248ef9ae4931613a6dcf261810fdeda"
  ],
  "author": {
    "name": "Henry Chu",
    "email": "henrytech@outlook.com",
    "time": "Wed May 14 21:27:46 2025 +0800"
  },
  "committer": {
    "name": "Henry Chu",
    "email": "henrytech@outlook.com",
    "time": "Wed May 14 21:27:46 2025 +0800"
  },
  "message": "Handle invalid format range in LSP adapter and add test\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "84c27d18ed593db3469491c253b660eb34e53d03",
      "old_mode": 33188,
      "old_path": "verible/verilog/tools/ls/verible-lsp-adapter.cc",
      "new_id": "91e8e16d85b09d5c56d9f11fd2d51353baa5822d",
      "new_mode": 33188,
      "new_path": "verible/verilog/tools/ls/verible-lsp-adapter.cc"
    },
    {
      "type": "modify",
      "old_id": "e4e1e1faf739ecb1703070acad80520b3482ff58",
      "old_mode": 33188,
      "old_path": "verible/verilog/tools/ls/verilog-language-server_test.cc",
      "new_id": "435f7024bcfd5897a2d26f2fca15579a8d0bd135",
      "new_mode": 33188,
      "new_path": "verible/verilog/tools/ls/verilog-language-server_test.cc"
    }
  ]
}