)]}'
{
  "commit": "955fbd9469f4a4871a110f0a884dd9ab27a9535e",
  "tree": "5105c0d15a94d6a6fed4b08c16a1d96ff6de2f86",
  "parents": [
    "54fed9392b403ecbcbbaec5de99fb1ea9040164b"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Sep 20 13:41:37 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Sun Sep 20 13:41:37 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@c1d8f5e8be4105726ce09b01de14ff0716f303bf 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a2eff22319c709f9363b65714c52910e8f520d36",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "8f8617d24613bf95bd2727a5e50a0193baf97d30",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "13673ae30ad07972e47f0585bf1dc91f30267744",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "42063c16e2528d5ee5621bbcd6a3c6bd001da430",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "97ce579439f1038d96c4fecd4136a3593e3a1f3f",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "d52cae00936258e2199581a0e03cb560b88be205",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "0b17376dccdce88bcf90d2b4a4935b1d134f008a",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "9741d86983298dabfcfcdf5ef4803a65aa8dce68",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "5adf893e1878c3ab79d2afefcba50df5c33d31fe",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "f4a67858c22f9495e397292be4068bc176df2c81",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}