)]}'
{
  "commit": "9c113b4bb8f7ee4712c206c94a2995ed900513c4",
  "tree": "6b975d2522d2b14cdacac9d24aa70b07e2c899fb",
  "parents": [
    "14ca40e153266700cfc79d0c1c3b2bfe8a6a77cc"
  ],
  "author": {
    "name": "Steven Conway",
    "email": "stevenconwayaus@gmail.com",
    "time": "Tue Sep 17 23:04:47 2024 +1000"
  },
  "committer": {
    "name": "Steven Conway",
    "email": "stevenconwayaus@gmail.com",
    "time": "Sat Sep 21 21:55:51 2024 +1000"
  },
  "message": "Ignoring modport simple and clock ports as these are not declaring the symbol, rather referencing from the interface signal declaration.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "064302fef49907719bfbc71462603b2c91550be7",
      "old_mode": 33188,
      "old_path": "verilog/analysis/checkers/instance_shadow_rule.cc",
      "new_id": "57d7f7db6581baaebb50d49be779b652132fdcf9",
      "new_mode": 33188,
      "new_path": "verilog/analysis/checkers/instance_shadow_rule.cc"
    },
    {
      "type": "modify",
      "old_id": "0db62e483f76897d6bed3228324fd20b48555c14",
      "old_mode": 33188,
      "old_path": "verilog/analysis/checkers/instance_shadow_rule.h",
      "new_id": "99df10d584000f4fdd6927cba67cd2606f1a7314",
      "new_mode": 33188,
      "new_path": "verilog/analysis/checkers/instance_shadow_rule.h"
    },
    {
      "type": "modify",
      "old_id": "b5fdb5e274c8dabb9e259d8a49e6165ab011078e",
      "old_mode": 33188,
      "old_path": "verilog/analysis/checkers/instance_shadow_rule_test.cc",
      "new_id": "9db3c0858940c21ed258750f921a0a4eee4549c4",
      "new_mode": 33188,
      "new_path": "verilog/analysis/checkers/instance_shadow_rule_test.cc"
    }
  ]
}