)]}'
{
  "id": "73b577d3a179f49e8c729760873e09b215a0b0b4",
  "repo": "third_party/verible",
  "revision": "a3feb9b5e31b2a454af8200fd5c1dbd36a141ec8",
  "path": "verilog/transform/BUILD"
}