)]}'
{
  "id": "487cc596b00369fe0fb7d7f218ad491ab7a55dc5",
  "repo": "third_party/verible",
  "revision": "aa0c1af6ca93c75457fe7c41c247e4ddd3447fe3",
  "path": "verilog/analysis/checkers/plusarg_assignment_rule.cc"
}