)]}'
{
  "id": "812d1f4bc1758fa19d4ddd65cd458c84bc80460f",
  "repo": "third_party/verible",
  "revision": "b22d9c84a7927ad1a7c8185ae5b3f771098ca060",
  "path": "verilog/tools/kythe/testdata/while_loop.sv"
}