)]}'
{
  "commit": "b3109e4ad6fab52505b482f5467ad8a7808b4686",
  "tree": "ff24841657295669d35b110417ea153ce1c034ce",
  "parents": [
    "26830d89f1dd2bd7a0d729932ae9a4f11d427449"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Wed Sep 09 05:38:59 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Wed Sep 09 05:38:59 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@a5e38787b696a1834ec891995f6152439a3fd3ed 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "43f7feada6dd4f460d5a13804c9fa3f90808f8a7",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "c2aa217b8917f33520553aab8c823d185652a618",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "9a2c7685cf8b0a62804f527f8ce95b224906fc44",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "6849059309e3bddfad56288292f049fac303dcda",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "6b7cb0c4f26fb81789ccc8034bd9855ca5ee187a",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "2442983c5e12889c481cb0d9cf421e4525b38476",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "c577ca319ced1910537af66850860cbe597e6f65",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "eeef0e4dadbbf11a88cf12329abae70339638173",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "5b41f29b5a7f679a2074ddf2faeafba182ccc9f5",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "b27ca3c0853f249767f08837ea74db071368371b",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}