)]}'
{
  "commit": "b7e5b8d376d5b817f9c44f4b0f0a16aaf56e79a7",
  "tree": "bfb3a3dcb0186aba97ed20507c2a57b9c3ea24dd",
  "parents": [
    "bb084686856cb4271abd460cd1e3321f4885a16f"
  ],
  "author": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Fri Dec 12 02:17:33 2025 +0000"
  },
  "committer": {
    "name": "Kalen Brunham",
    "email": "kalen.brunham@intel.com",
    "time": "Fri Dec 12 02:17:33 2025 +0000"
  },
  "message": "Updated formatting with clang-format\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0d84f4dee94e16c057537a2b7b3bf331ea751240",
      "old_mode": 33188,
      "old_path": "verible/verilog/formatting/tree-unwrapper.cc",
      "new_id": "26b1ac6e215d9946bac899e77a397ba59167fa20",
      "new_mode": 33188,
      "new_path": "verible/verilog/formatting/tree-unwrapper.cc"
    }
  ]
}
