)]}'
{
  "id": "13bb1e3e6cea0465076ffab9fe99ea268f3e5a6a",
  "repo": "third_party/verible",
  "revision": "b805ed80b42838281ebebe7cc05922bfcd67f925",
  "path": "verilog/CST/expression.h"
}