)]}'
{
  "id": "7a2748ea367b3b0106802659189b2cd0a875916f",
  "repo": "third_party/verible",
  "revision": "b805ed80b42838281ebebe7cc05922bfcd67f925",
  "path": "verilog/transform/BUILD"
}
