)]}'
{
  "commit": "b805ed80b42838281ebebe7cc05922bfcd67f925",
  "tree": "9e68abab03771d8d2ea5a54567677cace66ba581",
  "parents": [
    "4e5e98ea20a4e70f0e116741c13d37f9382825a2"
  ],
  "author": {
    "name": "David Fang",
    "email": "fangism@google.com",
    "time": "Fri Sep 11 17:27:07 2020 -0700"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Fri Sep 11 22:32:16 2020 -0700"
  },
  "message": "Align case items (statements).\n\nInitially, this only does two-column alignment (after the colon), nothing smarter.\n\ne.g:\n  case (x)\n    kFooo: xx \u003d y;\n    kBar:  y \u003d xx;\n  endcase\n\nThis also fixes handling of //comments in case item lists.\n\nNext: related cases, like case-inside, randcase, generate case...\n\nissues #413\n\nPiperOrigin-RevId: 331254916\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "49c06ddeeae3c3c26b485ff19cc1f809877b8000",
      "old_mode": 33188,
      "old_path": "common/formatting/align.cc",
      "new_id": "70efa81e59a0be7e292d83a0b2ce30f4f6d24a0f",
      "new_mode": 33188,
      "new_path": "common/formatting/align.cc"
    },
    {
      "type": "modify",
      "old_id": "e147a9ff59fa3d5fc6ad5665c3f4f1e006bf961d",
      "old_mode": 33188,
      "old_path": "verilog/formatting/align.cc",
      "new_id": "2639aeabba06483b5ba69f33c3a7b0423b85c686",
      "new_mode": 33188,
      "new_path": "verilog/formatting/align.cc"
    },
    {
      "type": "modify",
      "old_id": "f68821dcf4ec8fb52d6c272d726872c06a9dbe93",
      "old_mode": 33188,
      "old_path": "verilog/formatting/format_style.h",
      "new_id": "957c8b2607d0a37f1341b56033e27b018d5dc611",
      "new_mode": 33188,
      "new_path": "verilog/formatting/format_style.h"
    },
    {
      "type": "modify",
      "old_id": "f4ecec995042a9db19decddce5244d765f819037",
      "old_mode": 33188,
      "old_path": "verilog/formatting/formatter_test.cc",
      "new_id": "bebb9bff62a0b8c390032631031fe630cba00fd6",
      "new_mode": 33188,
      "new_path": "verilog/formatting/formatter_test.cc"
    },
    {
      "type": "modify",
      "old_id": "b6df5a0a7da6930d02ce9c05c7da8963d03cdccc",
      "old_mode": 33188,
      "old_path": "verilog/formatting/tree_unwrapper.cc",
      "new_id": "e8feffbed3450b724df75ba5022621204ad05d6c",
      "new_mode": 33188,
      "new_path": "verilog/formatting/tree_unwrapper.cc"
    },
    {
      "type": "modify",
      "old_id": "709a719981fd67655d8bcec9532572cf2cf3459b",
      "old_mode": 33188,
      "old_path": "verilog/formatting/tree_unwrapper_test.cc",
      "new_id": "9f33cc249ae6ff1bdd2fa15672566c93c0f3786f",
      "new_mode": 33188,
      "new_path": "verilog/formatting/tree_unwrapper_test.cc"
    },
    {
      "type": "modify",
      "old_id": "188c4a4653c7093dfd8037c8bda0b7bbf33d3157",
      "old_mode": 33188,
      "old_path": "verilog/tools/formatter/verilog_format.cc",
      "new_id": "c5572b759d6d2fda99b9639db766be4e0db09a81",
      "new_mode": 33188,
      "new_path": "verilog/tools/formatter/verilog_format.cc"
    }
  ]
}