)]}'
{
  "commit": "be7ab5b1b6122e045e41788541b892d1c261b14b",
  "tree": "e27cbf400c89e32e9338cd141f4563e7ae3817e2",
  "parents": [
    "a458837139751bc321705065d3ef087a3474ed50"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Mon Jun 15 12:54:00 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Mon Jun 15 12:54:00 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@795c204ab9868553d672a0e822c8e51a53bd3055 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "865b8dea349a15f2be2911bfbc317d9879626144",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "6977eee0393eedbed247a676a213a49907d5b12b",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "1b7a860816b8f14bb0e70ac4cdee715fe3807fd6",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "b72747ef4f0f1f6e42bf70609b8e5c5caa6f3fe0",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "38e6b66e4ee88be35786b88de14abe515fdb0055",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "1b286f6454ec3fc2e5b664e8a29fe96fd7ebba0c",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "581708d28bef6bb004145e5364ac88c731955b9f",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "ec59140caea56334adeee91a4fb6eab7eaf73066",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "8d3f37d40f85f3d07ca2b40ad6100d9064f7fbaa",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "f6915aa6dfa8def4f03262e13087dbd9844d116c",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}