)]}'
{
  "id": "73b577d3a179f49e8c729760873e09b215a0b0b4",
  "repo": "third_party/verible",
  "revision": "c1b70467536d07e36afd032d413568577e8b7e07",
  "path": "verilog/transform/BUILD"
}