Sign in
foss-fpga-tools
/
third_party
/
verible
/
c428b43c153fa0708394d76824d00a0e94801683
/
.
/
verilog
/
tools
/
lint
/
testdata
/
generate_label_prefix.sv
blob: 4d42c74ce6b2bc5dd2525be6a659f5381f68ada4 [
file
] [
log
] [
blame
]
module
generate_label_prefix
;
// verilog_lint: waive legacy-genvar-declaration
genvar i
;
for
(
i
=
0
;
i
<
5
;
++
i
)
begin
:
invalid_label
end
endmodule
