)]}'
{
  "id": "0c6e44792ba23f81d88c6bb2cbfb1ae1a3c91234",
  "repo": "third_party/verible",
  "revision": "c764102bc3f048cd8dc781f28b3d3dabfd17b855",
  "path": "verilog/preprocessor/BUILD"
}