)]}'
{
  "commit": "d583f8352c3ad6623710c3d69cf613d0a441636f",
  "tree": "edba5b49f14c827eafdd17632bf7bae8e3ee13b8",
  "parents": [
    "6e5f9eb3e259b024d4a772500bd53e1848ea9db3"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Thu Aug 13 12:53:02 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Thu Aug 13 12:53:02 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@40357aa019e7bde71842f13a2db6dba9e44b4ca3 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a078bb0e3529dbfc19c23c2bc75e8bada4adfcb6",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "f3b422550a66e55a853d128892a274c7b5e999ee",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "9bbf64ebb8d42f1f8c77cebc800aaa76f4c1f051",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "6c09041dd61122e8f68777a6d1fd3ca52ab02e23",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "9ff26c0a30ecf3fb574984f65120c99d71a3d01e",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "6a47e469568b38205f5e09fbbe3d4c90fa3f19f4",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "02d219c587bc82bec00efd57f07a7d188fb3470e",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "68809a8de780ae09700fc487e55c729671073f25",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "64fb8f823238a6be26ce9190c0b03cf442660687",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "1bc387703f5dd42551f52d45de37ad2496289f67",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}