)]}'
{
  "commit": "dae1bf398b0dfd41813f21fe640e771d884e1fac",
  "tree": "3087c71a67f525af47f9e7d5e5f784674917ac85",
  "parents": [
    "3d58646584bff48b3f91e87c06af0616d9f66a8c"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Thu Sep 10 12:58:13 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Thu Sep 10 12:58:13 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@33af5e4512b71175bb7f9cf8bff57e362756056e 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e8dd8290842a2886457001d74923e5390fee8918",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "6d75f90619f96a81c99b74951a6d0c952afa86a3",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "5856a28df3fe71facdd61705aae9ae7bfc7e2b71",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "1a137808bae7e1a65fa172432268e46cbcba09d8",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "6154ab509c866c1db4e6b6c3fd7ab7967182a93b",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "52ebbd963af630b2cdf41f4eb3500bafef837935",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "824ba116612c948484010569264eb85f19c47887",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "133f374c8029d93b3c28445cd7adad7b5f851864",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "8aa349b54c1f237a5c8616f179b0988b01a22ce8",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "2524d01f6d82fc7a1aae527e105ccb6ab1c26fb4",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}