)]}'
{
  "commit": "dc17c1a8c97bbaf91018bff7b05ee3c64d445d9e",
  "tree": "aae63330deacf902c2e7a4c753a6b643091dd891",
  "parents": [
    "5ae88212c7976b4d5bf93b4df935c79d54985217"
  ],
  "author": {
    "name": "MinaToma",
    "email": "minatoma1999@gmail.com",
    "time": "Tue Sep 15 16:06:47 2020 -0700"
  },
  "committer": {
    "name": "Henner Zeller",
    "email": "h.zeller@acm.org",
    "time": "Tue Sep 15 16:16:57 2020 -0700"
  },
  "message": "PR #453: Initial Verifier Test\nFixes #395\n\nInitial Kythe verification tests for SystermVerilog Kythe extractor.\n\nGitHub PR https://github.com/google/verible/pull/453\n\nCopybara import of the project:\n\n  - 3b4b86f6d350dc1adc0c52fbdb85eedc96763040 Initial Verifier Test by MinaToma \u003cminatoma1999@gmail.com\u003e\n\nCloses #453\n\nPiperOrigin-RevId: 331877297\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0b9f37d4a5a9207ab16f0f510305446899938547",
      "old_mode": 33188,
      "old_path": "verilog/tools/kythe/kythe_facts_extractor.cc",
      "new_id": "70cd9f40a9818bffb3f95e35d64a2706a4e5e5a9",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/kythe_facts_extractor.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "286cc77bb256e7bf98685ef3bde351b001ec389a",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/testdata/more_testdata/class.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "043d3c71a9f4f19826319c9448a3642f75d7b114",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/testdata/more_testdata/function_and_task.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d979452f28fc3520437492e0a5cdb7ea136d9f10",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/testdata/more_testdata/macro.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4e8907535e3bb7c043693fe34362a4ef64e0b9a8",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/testdata/more_testdata/module.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9e42c4ccde647524ee277a22924ccc241e7a5223",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/testdata/more_testdata/module_with_same_prefix.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d69ee53759c052ef388aeba5fdd27f361669885a",
      "new_mode": 33188,
      "new_path": "verilog/tools/kythe/testdata/more_testdata/package.sv"
    }
  ]
}