)]}'
{
  "id": "13bb1e3e6cea0465076ffab9fe99ea268f3e5a6a",
  "repo": "third_party/verible",
  "revision": "df887687c912a72ad0c1880e900c8eb73ab6efeb",
  "path": "verilog/CST/expression.h"
}