)]}'
{
  "commit": "eb9dc61c39c10b60ad3ee988900ecc407020f2f4",
  "tree": "bcf26b70d91d2a3a6ddc8fd09caf19f89c2e7b9a",
  "parents": [
    "848feebfe39b2005fdfe074acaa3d33e673c2257"
  ],
  "author": {
    "name": "Mateusz Sierszulski",
    "email": "msierszulski@antmicro.com",
    "time": "Thu Dec 29 15:25:20 2022 +0100"
  },
  "committer": {
    "name": "Mateusz Sierszulski",
    "email": "msierszulski@antmicro.com",
    "time": "Thu Dec 29 16:18:05 2022 +0100"
  },
  "message": "Test ClassPropertyColumnSchemaScanner alignment\n\nSigned-off-by: Mateusz Sierszulski \u003cmsierszulski@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e61747932132db9e4526fb778fa13973d86548df",
      "old_mode": 33188,
      "old_path": "verilog/formatting/formatter_test.cc",
      "new_id": "5bebebd29bde76fd98163b391877888f97b194f2",
      "new_mode": 33188,
      "new_path": "verilog/formatting/formatter_test.cc"
    }
  ]
}