)]}'
{
  "id": "b09644942442bc1547f76029a3f7baf7a7fdac8c",
  "repo": "third_party/verible",
  "revision": "ebc9dc598c7aee28d6f737d1e7473342aa22d7fc",
  "path": "verilog/preprocessor/BUILD"
}